RISC-V five-stage pipelineECE 473 Computer Architecture and Organization

Keys

1 to 3switch tab
Space R Backspacestep, run, reset (Run tab)
← →next step, or next stage
Hturn hover popups on or off
+ - 0magnifier: zoom in, zoom out, refit
W A S Dmagnifier: move up, left, down, right
mousedrag the diagram or the orange box to move, wheel to resize, click in the overview to center
Ffullscreen
Escclose this

Five-stage RV32I pipeline in the Harris and Harris style: forwarding from EX/MEM and MEM/WB, one-cycle load-use stall, branches resolved in Execute with a two-instruction flush, optional one-bit predictor, write-first register file. Everything runs in this file.